English
| Part Number: | ADN4650BRSZ |
|---|---|
| Manufacturer/Brand: | Analog Devices Inc. |
| Part of Description: | DGT ISO 3750VRMS 2CH LVDS 20SSOP |
| Datasheets: |
|
| RoHs Status: | ROHS3 Compliant |
| Payment: | PayPal / Credit Card / T/T |
| Shipment Way: | DHL / Fedex / TNT / UPS / EMS |
| Share: |
Ship From: Hong Kong
| Quantity | Unit Price |
|---|---|
| 1+ | $16.2866 |
Online RFQ submissions: Fast responses, Better prices!
| Product Attribute | Attribute Value |
|---|---|
| Voltage - Supply | 2.375V ~ 2.625V |
| Voltage - Isolation | 3750Vrms |
| Type | LVDS |
| Technology | Magnetic Coupling |
| Supplier Device Package | 20-SSOP |
| Series | iCoupler® |
| Rise / Fall Time (Typ) | 0.35ns, 0.35ns (Max) |
| Pulse Width Distortion (Max) | - |
| Propagation Delay tpLH / tpHL (Max) | 4.5ns, 4.5ns |
| Package / Case | 20-SSOP (0.209', 5.30mm Width) |
| Product Attribute | Attribute Value |
|---|---|
| Package | Tube |
| Operating Temperature | -40°C ~ 125°C |
| Number of Channels | 2 |
| Mounting Type | Surface Mount |
| Isolated Power | No |
| Inputs - Side 1/Side 2 | 2/0 |
| Data Rate | 600Mbps |
| Common Mode Transient Immunity (Min) | 25kV/µs |
| Channel Type | Unidirectional |
| Base Product Number | ADN4650 |




The ADN4650BRSZ, manufactured by Analog Devices Inc., is a dual-channel, digital isolator targeting low voltage differential signaling (LVDS) applications. Housed in a compact 20-lead SSOP package, the device integrates robust galvanic isolation (3.75 kV rms) with high-speed bidirectional data transmission up to 600 Mbps, making it particularly suitable for modern industrial, instrumentation, and data acquisition systems where noise immunity, reliability, and high bandwidth are required.
The ADN4650BRSZ is engineered to stringent standards, offering a feature set that addresses critical requirements in isolation and high-speed differential signaling:
Galvanic isolation specification of 3.75 kV rms (20-lead SSOP) and 5 kV rms (in 20-lead SOIC), meeting reinforced insulation requirements.
Full compliance with the TIA/EIA-644-A LVDS standard, ensuring interoperability with standard LVDS transmitters and receivers.
Dual-channel design supporting up to 600 Mbps per channel with maximum 4.5 ns propagation delay, and low deterministic jitter (≤151 ps at 600 Mbps).
Outstanding robustness, including high common-mode transient immunity (>25 kV/μs) and ±8 kV IEC 61000-4-2 ESD protection across the isolation barrier.
Operability from 2.5 V or 3.3 V supplies, with an integrated low dropout (LDO) regulator for maximum flexibility and PCB integration.
Enhanced immunity for power supply ripple and external magnetic fields, as well as compliance to global EMC and safety requirements (e.g., EN55022 Class B radiated emissions).
Wide operating temperature range from –40°C to +125°C, supporting both industrial and extended commercial environments.
At the core of the ADN4650BRSZ lies Analog Devices’ iCoupler® technology, which merges proven LVDS transceivers with a transformer-coupled digital isolation barrier. Data received as an LVDS signal is interpreted by an integrated LVDS receiver, converted to digital form, and transmitted across an isolation barrier by a system of micro-transformers. The isolated signal is then reconstructed and driven as a standard LVDS output on the opposite side.
The device’s architecture ensures exceptionally low propagation delay and jitter, enabling reliable high-speed data transfer. The 3.75 kV rms isolation barrier effectively breaks ground loops and prevents common-mode voltage issues, which is crucial in distributed systems. Protection features such as fail-safe outputs for undriven, open, or terminated inputs (on sister devices: ADN4651/ADN4652), and periodic refresh pulses for output DC correctness, contribute to robust logic-level integrity regardless of input state anomalies or absence of signal transitions.
Engineers deploying the ADN4650BRSZ in real-world systems benefit from its outstanding signal integrity at high data rates. For example, analog front end (AFE) isolation applications leverage the device to provide clean, noise-immune LVDS links between ADCs and FPGAs, even when high-frequency clocks (up to 300 MHz) are present. The low additive jitter (<151 ps peak-to-peak at 600 Mbps) ensures that high-resolution sampling remains uncompromised by timing uncertainty.
In industrial automation and programmable logic controller (PLC) backplanes, multiple ADN4650BRSZ channels can be cascaded to create robust, isolated data planes, preventing propagation of high voltages or ground differentials between system cards or boards. The device’s high common-mode transient immunity ensures resilience when long cable runs or harsh electrical environments are involved, enabling error-free data transmission even in the presence of large voltage swings or magnetic field disturbances.
Designed for demanding safety and regulatory environments, the ADN4650BRSZ achieves multiple international certifications:
UL 1577: 3750 V rms (or 5000 V rms for SOIC) for 1 minute proof test per device.
CSA Component Acceptance Notice 5A, VDE certificate of conformity, and compliance to DIN V VDE V 0884-10:2006-12, guaranteeing reinforced insulation for critical applications.
The device is suitable for reinforced isolation up to the specified working voltages, with all insulation wear out and surface tracking parameters characterized for a lifetime suitable for industrial use.
The SSOP package version ensures creepage distances appropriate for most pollution degrees (according to IEC 60664-1), ensuring long-term reliability.
Full immunity to ESD and magnetic disturbances for safe operation close to heavy industrial or motor-control equipment.
Key applications highlighted for the ADN4650BRSZ include:
High-speed isolation of AFE data between ADCs and FPGAs, supporting high data rates and clock signals with minimal jitter.
Isolated LVDS links in multi-board systems or across backplanes, such as in PLC or I/O modules.
Isolated serial peripheral interface (SPI) links adapted for LVDS-level signaling, either on-board or between separate modules.
Any environment where breaking ground loops or protecting low-voltage digital logic from high common-mode voltages, surges, or ESD events is critical.
Best engineering practices for deploying the ADN4650BRSZ include placing termination resistors close to LVDS receiver pins, maintaining controlled 50 Ω differential impedance for signal traces, and isolating critical high-speed or clock signals appropriately on PCBs. The device passes EN55022 Class B radiated emissions standards at maximum specified datarates, simplifying system-level EMC design.
The ADN4650BRSZ comes in a 20-lead SSOP package with a body width of 5.3 mm, optimized for high-density board layouts where PCB real estate and isolation distances are at a premium. Comprehensive pin descriptions ensure straightforward board integration.
If using the integrated LDO with a 3.3 V supply, bypass capacitors (100 nF and 1 μF) should be installed at both input and output supply pins.
If operating at 2.5 V, the LDO can be bypassed directly.
Trace widths and spacing must be set to achieve 50 Ω differential impedance; via fencing between pairs and short trace lengths minimize crosstalk and jitter.
Special layout attention is required for high-frequency signals, but the device is EMC-robust and allows clock frequencies up to 150 MHz (SSOP) and 300 MHz (SOIC) without additional PCB emissions mitigation.
For selection and second-source planning, engineers should consider the ADN4651BRSZ and ADN4652BRSZ as direct variants. These variants offer similar high-speed and isolation capabilities, with the main distinction being the inclusion of fail-safe receiver circuits ensuring a defined output state under undriven input conditions (logic high fail-safe operation). Pinout, supply voltage range, and regulatory compliance remain consistent across the ADN465x family, supporting seamless substitution within a given board or system design.
Engineers may also benchmark solutions such as the Texas Instruments ISO7842 or Silicon Labs Si86xx series for similar dual-channel isolated LVDS functionality, although differences in package, data rate, or rail voltage requirements may apply.
The Analog Devices ADN4650BRSZ sets a high standard in the class of digital isolators for LVDS applications, combining reinforced galvanic isolation, high bandwidth, low jitter, and robust protection features. It offers solid compliance with industrial safety, EMI, and signal integrity requirements, making it a top choice for engineers designing reliable, future-proof isolated data links. When rigorous isolation and high-speed performance are both essential, the ADN4650BRSZ is a proven, feature-rich solution that supports efficient design and dependable system operation across a wide range of application scenarios.
QUAD 2.5GBPS 4+0 LVDS ISOLATOR
DGT ISO 3750VRMS 2CH LVDS 20SSOP
DGT ISO 5000VRMS 2CH LVDS 20SOIC
DGT ISO 5000VRMS 2CH LVDS 20SOIC
DGT ISO 5000VRMS 2CH LVDS 20SOIC
QUAD 2.5GBPS 4+0 LVDS ISOLATOR
DGT ISO 3750VRMS 2CH LVDS 20SSOP
DGT ISO 3750VRMS 2CH LVDS 20SSOP
DUAL CHAN 2.5GBPS 1+1 LVDS ISOLA
QUAD 2.5GBPS 4+0 LVDS ISOLATOR
DGT ISO 5000VRMS 2CH LVDS 20SOIC
DGT ISO 3750VRMS 2CH LVDS 20SSOP
DUAL CHAN 2.5GBPS 1+1 LVDS ISOLA
DGT ISO 5000VRMS 2CH LVDS 20SOIC
QUAD 2.5GBPS 4+0 LVDS ISOLATOR
DUAL CHAN 2.5GBPS 1+1 LVDS ISOLA
DUAL CHAN 2.5GBPS 1+1 LVDS ISOLA
QUAD 2.5BPS 2+2 LVDS ISOLATOR
DGT ISO 3750VRMS 2CH LVDS 20SSOP
DUAL CHAN 2.5GBPS 2+0 LVDS ISOLA
May 12th, 2026
May 8th, 2026
April 28th, 2026
April 20th, 2026
April 17th, 2026
April 8th, 2026
March 31th, 2026
March 23th, 2026
March 20th, 2026
March 9th, 2026
March 4th, 2026
February 28th, 2026
February 3th, 2026
January 28th, 2026
January 19th, 2026
January 16th, 2026
January 9th, 2026
December 29th, 2025
December 25th, 2025
December 17th, 2025
December 10th, 2025
December 4th, 2025
November 25th, 2025
November 20th, 2025
November 11th, 2025
November 3th, 2025
October 30th, 2025
October 22th, 2025
October 16th, 2025
October 9th, 2025
September 28th, 2025
September 17th, 2025
September 9th, 2025
September 1th, 2025
August 25th, 2025
August 20th, 2025
July 3th, 2025
December 18th, 2024
June 21th, 2023
April 27th, 2023
July 1th, 2022
March 4th, 2021
September 10th, 2020
January 23th, 2020
0 Articles






May 21th, 2026
May 20th, 2026
May 20th, 2026
May 20th, 2026
ADN4650BRSZAnalog Devices Inc. |
Quantity*
|
Target Price(USD)
|